Multi-Objective Optimization in Physical Synthesis of Integrated Circuit
General Material Designation
[Book]
First Statement of Responsibility
/ by David A. Papa, Igor L. Markov
.PUBLICATION, DISTRIBUTION, ETC
Place of Publication, Distribution, etc.
New York, NY
Name of Publisher, Distributor, etc.
: Springer New York :Imprint: Springer,
Date of Publication, Distribution, etc.
, 2013.
PHYSICAL DESCRIPTION
Specific Material Designation and Extent of Item
IX, 155 p. 61 illus., online resource.
SERIES
Series Title
(Lecture Notes in Electrical Engineering,1876-1100
Volume Designation
; 166)
NOTES PERTAINING TO PUBLICATION, DISTRIBUTION, ETC.
Text of Note
Electronic
CONTENTS NOTE
Text of Note
This book introduces techniques that advance the capabilities and strength of modern software tools for physical synthesis, with the ultimate goal to improve the quality of leading-edge semiconductor products. It provides a comprehensive introduction to physical synthesis and takes the reader methodically from first principles through state-of-the-art optimizations used in cutting edge industrial tools. It explains how tointegrate chip optimizations in novel ways to create powerful circuit transformations that help satisfy performance requirements. Broadens the scope ofphysical synthesis optimization to include accurate transformations operating between the global and local scales; Integrates groups of related transformations to break circular dependencies and increase the number of circuit elements that can be jointly optimized to escape local minima; Derives several multi-objective optimizations from first observations through complete algorithms and experiments; Describes integrated optimization techniques that ensure a graceful timing closure process and impact nearly every aspect of a typical physical synthesis flow.
Text of Note
Part I: Introduction and Prior Art -- Timing Closure for Multi-Million-Gate Integrated Circuits -- State of the Art in Physical Synthesis -- Part II: Local Physical Synthesis and Necessary Analysis Techniques -- Buffer Insertion during Timing-Driven Placement -- Bounded Transactional Timing Analysis -- Gate Sizing During Timing-Driven Placement -- Part III: Broadening the Scope of Circuit Transformations -- Physically-Driven Logic Restructuring -- Logic Restructuring as an Aid to Physical Retiming -- Broadening the Scope of Optimization using Partitioning -- Co-Optimization of Latches and Clock Networks -- Conclusions and Future Work.