Process and Device Simulation for MOS-VLSI Circuits
General Material Designation
[Book]
First Statement of Responsibility
edited by Paolo Antognetti, Dimitri A. Antoniadis, Robert W. Dutton, William G. Oldham.
.PUBLICATION, DISTRIBUTION, ETC
Place of Publication, Distribution, etc.
Dordrecht
Name of Publisher, Distributor, etc.
Springer Netherlands
Date of Publication, Distribution, etc.
1983
PHYSICAL DESCRIPTION
Specific Material Designation and Extent of Item
(636 pages)
SERIES
Series Title
NATO ASI series., Series E,, Applied sciences ;, 62.
CONTENTS NOTE
Text of Note
Diffusion in Silicon --; Thermal Oxidation: Kinetics, Charges, Physical Models, and Interaction with Other Processes in VLSI Devices --; The Use of Chlorinated Oxides and Intrinsic Gettering Techniques for VLSI Processing --; Ion Implantation --; Beam Annealing of Ion Implanted Silicon --; Materials Characterization --; Modeling of Polycrystalline Silicon Structures for Integrated Circuit Fabrication Processes --; Two-Dimensional Process Simulation --; Supra --; Numerical Simulation of Impurity Redistribution Near Mask Edges --; Optical and Deep UV Lithography --; Wafer Topography Simulation --; Analyses of Nonplanar Devices --; Two Dimensional MOS-Transistor Modeling --; Fielday --; Finite Element Device Analyses.
SUMMARY OR ABSTRACT
Text of Note
P. Antognetti University of Genova, Italy Director of the NATO ASI The key importance of VLSI circuits is shown by the national efforts in this field taking place in several countries at differ ent levels (government agencies, private industries, defense de partments). As a result of the evolution of IC technology over the past two decades, component complexi ty has increased from one single to over 400,000 transistor functions per chip. Low cost of such single chip systems is only possible by reducing design cost per function and avoiding cost penalties for design errors. Therefore, computer simulation tools, at all levels of the design process, have become an absolute necessity and a cornerstone in the VLSI era, particularly as experimental investigations are very time-consuming, often too expensive and sometimes not at all feasible. As minimum device dimensions shrink, the need to understand the fabrication process in a quanti tati ve way becomes critical. Fine patterns, thin oxide layers, polycristalline silicon interco~ nections, shallow junctions and threshold implants, each become more sensitive to process variations. Each of these technologies changes toward finer structures requires increased understanding of the process physics. In addition, the tighter requirements for process control make it imperative that sensitivities be unde~ stood and that optimation be used to minimize the effect of sta tistical fluctuations.
PARALLEL TITLE PROPER
Parallel Title
Proceedings of the NATO Advanced Study Institute on Process and Device Simulation for MOS-VLSI Circuits, Sogesta, Urbino, Italy, July 12-23, 1982
TOPICAL NAME USED AS SUBJECT
Computer engineering.
Engineering.
Systems engineering.
LIBRARY OF CONGRESS CLASSIFICATION
Class number
TK7888
.
4
Book number
E358
1983
PERSONAL NAME - PRIMARY RESPONSIBILITY
edited by Paolo Antognetti, Dimitri A. Antoniadis, Robert W. Dutton, William G. Oldham.