عنوان

Low-Power Deep Sub-Micron CMOS Logic

(Number (ISBN

9781402028496

(Number (ISBN

9781475710571

Number

b403759

Title Proper

Low-Power Deep Sub-Micron CMOS Logic

General Material Designation

[Book]

Other Title Information

Sub-threshold Current Reduction /

First Statement of Responsibility

by P. R. Meer, A. Staveren, A. H. M. Roermund.

Place of Publication, Distribution, etc.

Boston, MA :

Name of Publisher, Distributor, etc.

Imprint: Springer,

Date of Publication, Distribution, etc.

2004.

Series Title

Kluwer International Series in Engineering and Computer Science, Analog Circuits and Signal Processing,

Volume Designation

841

ISSN of Series

0893-3405 ;

Text of Note

Index of Symbols -- 1. Introduction -- 2. Power Versus Energy -- 3. Power Dissipation in Digital CMOS Circuits -- 4. Reduction of Functional Power Dissipation -- 5. Reduction of Parasitical Power Dissipation -- 6. Weak-inversion Current Reduction -- 7. Effectiveness of Weak-inversion Current Reductions -- 8. Triple-S Circuit Designs -- 9. Conclusions -- 10. Summary -- References -- Index.

0

Text of Note

The strong interaction between the demand for increasing chip functionality and data-processing speeds, and technological trends in the integrated circuit industry, like e.g. shrinking device geometry, growing chip area and increased transistor switching speeds, cause a huge increase in power dissipation for deep sub-micron digital CMOS circuits. Low-Power Deep Sub-micron CMOS Logic, Sub-threshold Current Reduction classifies all power dissipation sources in digital CMOS circuits and provides for a systematic approach of power reduction techniques. A clear distinction has been made between power dissipated to perform a calculation in a certain time frame, i.e. functional power dissipation, and power dissipated even when a circuit is idle, i.e. parasitical power dissipation. The threshold voltage level forms an important link between the functional and the parasitical power dissipation. Since for high data-processing speeds the threshold voltage needs to be low, whereas for low sub-threshold leakage currents it needs to be high. The latter is extremely important for battery operated circuits in standby modes. Therefore, a separate classification of sub-threshold current reduction techniques is presented showing existing and new circuit topologies. Low-Power Deep Sub-micron CMOS Logic, Sub-threshold Current Reduction is a valuable book for researchers, designers as well as students in the field of low-power digital design. Power dissipation is discussed from a fundamental, quantum mechanical and a practical point of view. Theory is accompanied with practical circuit implementations and measurement results.

International Standard Book Number

9781475710571

Title

Springer eBooks

Computer engineering.

Electronics.

Engineering design.

Engineering.

Meer, P. R.

Roermund, A. H. M.

Staveren, A.

SpringerLink (Online service)

Date of Transaction

20190307155100.0

Electronic name

[Book]

Y