voltage analog CMOS circuits-The gm/ID methodology, a sizing tool for low
Dordrecht ;London ;New York :
: Springer,
, 2010.
Print
Metal oxide semiconductors, Complementary ; Design and construction. ; Low voltage integrated circuits ; Design and construction. ; Linear integrated circuits ; Design and construction. ;