Design for testability / Laung-Terng (L.-T.) Wang, Xiaoqing Wen, and Khader S. Abdel-Hafez -- Logic and fault simulation / Jiun-Lang Huang, James C.-M. Li, and Duncan M. (Hank) Walker -- Test generation / Michael S. Hsiao -- Logic built-in self-test / Laung-Terng (L.-T.) Wang -- Test compression / Xiaowei Li, Kuen-Jong Lee, and Nur A. Touba -- Logic diagnosis / Shi-Yu Huang -- Memory testing and built-in self-test / Cheng-Wen Wu -- Memory diagnosis and built-in self-repair / Cheng-Wen Wu -- Boundary scan and core-based testing / Kuen-Jong Lee -- Analog and mixed-signal testing / Chauchin Su -- Test technology trends in the nanometer age / Kwang-Ting (Tim) Cheng, Wen-Ben Jone, and Laung-Terng (L.-T.) Wang.
0
This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures. Lecture slides and exercise solutions for all chapters are now available. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website.
Elsevier Science & Technology
132281:132389
VLSI test principles and architectures.
9780123705976
Integrated circuits-- Very large scale integration-- Design.
Integrated circuits-- Very large scale integration-- Testing.
Circuits intégrés à très grande échelle-- Conception et construction.
Circuits intégrés à très grande échelle-- Essais.
Circuitos integrados vlsi.
COMPUTERS-- Logic Design.
Integrated circuits-- Very large scale integration-- Design.
Integrated circuits-- Very large scale integration-- Design.
Integrated circuits-- Very large scale integration-- Testing.
Integrated circuits-- Very large scale integration-- Testing.